Abstract -This paper presents a new zero voltage switching (ZVS) converter for medium power and high input voltage applications. Three three-level pulse-width modulation (PWM) circuits with the same power switches are adopted to clamp the voltage stress of MOSFETs at V in /2 and to achieve load current sharing. Thus, the current stresses and power ratings of transformers and power semiconductors at the secondary side are reduced. The resonant inductance and resonant capacitance are resonant at the transition interval such that active switches are turned on at ZVS within a wide range of input voltage and load condition. The series-connected transformers are adopted in each threelevel circuit. Each transformer can work as an inductor to smooth the output current or a transformer to achieve the electric isolation and power transfer. Thus, no output inductor is needed at the secondary side. Three center-tapped rectifiers connected in parallel are used at the secondary side to achieve load current sharing. Compared with the conventional parallel three-level converters, the proposed converter has less switch counts. Finally, experiments based on a 1.44kW prototype are provided to verify the operation principle of proposed converter.
Introduction
Recently, high efficiency power converters have been developed for the cloud server power units and telecommunication power units. For medium power applications, two-stage power conversions (AC/DC+DC/DC) are usually adopted to achieve high power quality and stable DC output voltage. Three-phase (380V rms or 480V rms ) AC/DC converters with power factor correction (PFC) are generally used in the front stage to supply a stable and constant DC bus voltage for the rear stage DC/DC converter. Usually, the DC bus voltage of a three-phase PFC circuit (380V rms or 480V rms ) is greater than 600V or 800V. Thus, MOSFETs with 500V or 600V voltage stress cannot be adopted in the second stage such as half-bridge and full-bridge circuit topologies. Although high frequency MOSFETs with 900V voltage stress can be used in the rear DC/DC converters to overcome this problem, the high cost and large turn-on resistance are the main drawbacks of the high voltage MOSFETs. Three-level converters/inverters [1] [2] [3] [4] [5] [6] have been proposed to use low voltage stress of power switches for high voltage applications. The neutral point diode clamp converters, flying clamp converters or series full-bridge converters have been presented to limit the voltage stress of power switches at one-half of DC bus voltage. In order to increase the circuit efficiency and reduce the power losses, soft switching techniques [7] [8] [9] [10] [11] [12] [13] [14] [15] such as active clamp technique, asymmetric pulse-width modulation (PWM) scheme and series resonant technique have been proposed and used in the two-level PWM converters. For medium power and high input voltage applications, three-level zero voltage switching (ZVS) converters [16] [17] [18] [19] have been proposed to have the features of low voltage stress of power semiconductors and high circuit efficiency. In these techniques, the leakage inductance of the transformer (or external inductance) and the output capacitance of power switches are resonant at the transition interval. The drain voltage of MOSFETs can be decreased to zero voltage before the MOSFETs are turned on. For high load current applications such as high power battery charger, parallel three-level converters are usually used. However, parallel converters require too many power switches and passive components.
A new soft switching three-level converter with three PWM circuits is presented in this paper. The main features of the proposed converter are ZVS turn-on for all switches, and low current stress of rectifier diodes and transformer windings and less power switches to achieve parallel operation. Three PWM circuits with the same power switches are adopted in the proposed converter to achieve parallel operation. The flying capacitor and clamped diodes can limit the voltage stress of power switches at V in /2. Three center-tapped rectifiers connected in parallel are used at the secondary side to reduce the current rating of rectifier diodes. The series-connected two transformers are used in each PWM circuit. One transformer works as a forward-type transformer to transfer the input power to output load, and the other transformer works as an inductor to smooth the load current. Thus, no output inductor is needed at the secondary side. Compared with the conventional parallel converter with three three-level PWM circuits, the proposed converter has less switch counts and the current stress of the transformer windings are also decreased. Finally, experiments are provided to demonstrate the performance of the proposed converter. Fig. 1(a) gives the conventional parallel three-level PWM converter for high input voltage and high load current applications. There are twelve power switches, three flying capacitors, six clamped diodes and three power transformers in the primary side. In the secondary side, there are six rectifier diodes and three filter inductors. The drawback of this circuit is too many power components. Fig. 1(b Fig. 1(c) . The components of circuit 1 include 4 , D 3 and D 4 and the circuit 3 shown in Fig. 1(e 6 , D 5 and D 6 . Circuit 1 and circuit 2 are operated by the phase shift of one-half of switching cycle. 
Circuit Configuration
C in1 , C in2 , D a , D b , C f , S 1 -S 4 , C r1 -C r4 , C 1 , L r1 , T 1 , T 2 , D 1 and D 2 . The circuit 2 shown in Fig. 1(d) includes the components of C in1 , C in2 , D a , D b , C f , S 1 -S 4 , C r1 -C r4 , C 2 , L r2 , T 3 , T) includes C in1 , C in2 , D a , D b , C f , S 1 -S 4 , C r1 - C r4 , C 3 , L r3 , T 5 , T
Operation Principle
The key PWM waveforms of the proposed converter are shown in Fig. 2 . Some assumptions are made to simplify the system analysis of the proposed converter.
(1) Power semiconductors, S 1 Cr1 ) is limited by C r1 and C r4 . Thus, S 1 is turned off at ZVS. If the energy stored in L m1 , L m4 and L m6 is greater than the energy stored in C r1 and C r4 , then C r4 can be discharged to zero voltage. Thus, the ZVS turn-on condition of S 4 is expressed as:
At t 1 , v Cr1 =V in /2 and v Cr4 declines to zero voltage. The time interval of mode 1 is obtained as:
In order to achieve ZVS turn-on of S 4 , the time delay t d between S 1 and S 4 must be greater than Dt 01 . 
where V S2,drop and V Da,drop are the voltage drop on switch S 2 and diode D a , respectively. The slopes of the diode currents are given as:
where n=n p /n s is the turns ratio of T 1 -T 6 . 
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The time delay t d between S 2 and S 3 must be greater than Dt 23 in order to achieve ZVS turn-on of S 3 . 
The slopes of the inductor currents and the diode currents in this mode are given as:
At time t 4 , diode currents i D2 , i D3 and i D5 are decreased to zero. In this mode, no power is transferred from input voltage source V in to output load R o . Thus, the duty loss in mode 4 is expressed as:
where T s and f s are the switching period and switching frequency, respectively. 
Power is delivered from input voltage source V in to (i) (j) 
where V S3,drop and V Db,drop are the voltage drop on switch S 3 and diode D b , respectively. The slopes of the diode currents are given as: 
The time delay t d between S 2 and S 3 must be greater than time interval Dt 78 in order to turn on S 2 at ZVS. 
This mode ends at t 0 +T s when S 1 is turned off. The circuit operations of the proposed converter in a switching period are completed.
Circuit Characteristics
The time intervals in modes 1, 3, 6 and 8 are much less than the time intervals in the other modes. Thus, only modes 2, 4, 5, 7, 9 and 10 are considered in the following discussions. In modes 2 and 7, the average flying capacitor voltage V Cf can be obtained as V in /2. Based on the voltsecond balance on the primary side of T 1 -T 6 , the average capacitor voltages V C1,av =V C2,av =V in /2 and V C3,av =0. Applying the volt-second balance on L m1 , the output voltage can be expressed as:
where 
where r is the ripple current ratio of load current. From (19) and (20), the magnetizing inductance L m of T 1 -T 6 is given as:
The maximum diode currents i D1,max -i D6,max are expressed as:
Since the average currents on capacitances C 1 -C 3 are zero, the average magnetizing currents I Lm1 -I Lm6 equal zero. In modes 5 and 10, the voltage stresses of D 1 -D 6 are expressed as:
The peak currents, root-mean-square (rms) currents and voltage stresses of switches S 1 -S 4 are given as: 
In mode 10, the inductor currents i Lr1
In mode 2, the inductor currents i Lr1 (t 2 )-i Lr3 (t 2 ) are given as: 
Based on (1) and (10), the necessary resonant inductance L r to achieve ZVS turn-on of S 1 and S 4 is given as:
From (5) and (14), the necessary inductance L r to achieve ZVS turn-on of S 2 and S 3 is given as:
Design Example and Experimental Results
A prototype circuit with the design procedure is provided in this section. The specifications of the prototype circuit are V in =550-600V, V o =24V, and I o =60A. The circuit efficiency is assumed to be 90%. The switching frequency is f s =100kHz. The maximum duty cycle of v p1 -v p3 is equal to 0.5 at the minimum input voltage V in =550V and the full load condition. The maximum duty cycle loss in mode 4 or 9 is assumed 10% under a full load with a duty cycle d=0.5. 
Thus, the resonant inductances L r1 -L r3 are selected as 40mH in the prototype circuit. If the voltage drop V D on diodes D 1 -D 6 can be neglected, the turns ratio of T 1 -T 6 can be given as:
,min max min
A TDK EER-42 magnetic core with A e =1.94cm 2 was used to design the transformers T 1 -T 6 . The primary turns of T 1 -T 6 with DB=0.2T are given as:
The actual primary and secondary winding turns are n p =37 and n s =9, respectively and the magnetizing inductances of T 1 -T 6 are 520mH. Based on (24), the rms currents and voltage stresses of S 1 -S 4 are given as: From (27) and (28), it is clear that ZVS load range of S 1 and S 4 is wider than the ZVS range of S 2 and S 3 . Thus, only ZVS load range of S 2 and S 3 is considered in the circuit design. The resonant inductance L r is obtained in (30). From (28), the minimum inductance current to achieve ZVS turn-on of S 2 and S 3 is given as: 
It means that the power switches S 1 -S 4 can be turned on under ZVS from 6.53A load (about 10% load) to 60A load (100% load) in the theoretical analysis. However, there are some riple currents on primary sides and voltage drops on switches and rectifier diodes. Thus, the actual ZVS load range is less than the theoretical ZVS load range in this prototype circuit based on L r =40mH. If the less resonant inductance is used, i.e. L r <40mH, then there is a less duty loss in modes 4 and 9 in this prototype. Thus, the large turns ratio of T 1 -T 6 is obtained and the primary side rms current is decreased. The conduction loss on power MOSFETs is decreased. However, the ZVS load range is also decreased.
Experimental Results based on a laboratory prototype with the circuit parameters derived in the previous section are provided to verify the theoretical analysis of the proposed converter. The measured waveforms of gate voltages of S 1 -S 4 , primary side voltages v ab -v bd and primary side currents i Lr1 -i Lr3 at low input voltage V in =550V and different load conditions are shown in Fig. 4 D4 and i D5 +i D6 from three PWM circuits are balanced. Fig. 12 gives the measured circuit efficiencies of the proposed converter and conventional parallel three-level converter at different input voltages and load conditions. At high input voltage case, there are less conduction losses on power semiconductors such that the measured circuit efficiency at Vin=600V is higher than the efficiency at Vin=550V case. The proposed converter has less power components compared to the conventional parallel converter such that the measured circuit efficiency in the proposed converter is better than the circuit efficiency in conventional parallel three-level converter. 
Conclusion
A new three-level ZVS converter with three PWM circuits sharing the same power switches is presented in this paper. The main advantages of the proposed converter are 1) ZVS turn-on for all active switches from 25% to 100% load, 2) low voltage stress of MOSFETs with onehalf of input voltage, 3) no output filter inductors using series-connected transformers, and 4) low current stress of transformer windings and rectifier diodes using three center-tapped circuit topologies. The output voltage is regulated with the phase-shift PWM scheme. The energy stored in the resonant inductance and magnetizing inductance is used to turn on the leading switches at ZVS. However, only the energy stored in the resonant inductance is used to turn on the lagging switches at ZVS. Compared with the conventional parallel three-level converter, the proposed converter has less switch counts and output filter inductors. The system analysis, operation mode and design considerations of the proposed converter are discussed in detail. Finally, experiments with 1.44kW prototype are provided to demonstrate the effectiveness of the proposed converter.
